headers
Toru Nishimura | 17 May 2012 03:22

BSDcan presentation

I feel somehow ecstatic to read the presentation made in BSDcan.

http://www.netbsd.org/~matt/bsdcan2012.pdf

The slides page 25-30 are what I have been stressing for years.
Those explaination should be a part of every OS course text book.

As long as my knowledge NetBSD is the very first open source OS
which claims VIPT cache-safe.

Toru Nishimura / ALKYL Technology
Permalink | Reply |
headers
Toru Nishimura | 17 May 2012 03:43

Re: BSDcan presentation

> As long as my knowledge NetBSD is the very first open source OS
> which claims VIPT cache-safe.

I wonder if "PCU, per-cpu-unit" can contribute;

- microMIPS, a redefinion of MIPS instruction stream in 16/32 encoding.
- dynamically configurable processors which have two or more faces in
one single person.
- software emulated CPU by builtin instruction emulator/translator.

Matt?

Toru Nishimura / ALKYL Technology
Permalink | Reply |
headers
Matt Thomas | 19 May 2012 02:55

Re: BSDcan presentation


On May 16, 2012, at 6:43 PM, Toru Nishimura wrote:

>> As long as my knowledge NetBSD is the very first open source OS
>> which claims VIPT cache-safe.
> 
> I wonder if "PCU, per-cpu-unit" can contribute;
> 
> - microMIPS, a redefinion of MIPS instruction stream in 16/32 encoding.

No.  microMIPS is done in a similar method to MIPS16e or ARM Thumb mode.
You can mix/match both code like arm does on thumb-interwork.

> - dynamically configurable processors which have two or more faces in
> one single person.

No idea what that means. :)

> - software emulated CPU by builtin instruction emulator/translator.

Actually that is one is more easily by a user-mode emulator.
Permalink | Reply |

Gmane